## EMI Filter Design Example

# This is a very small 1 hour session based on our 2 Day EMI Filter Design Workshop

© Biricha Digital Power Ltd Parkway Dr Reading RG4 6XG – UK April - 2018

Dr Ali Shirsavar Biricha Digital Power Ltd



### DC/DC Single Stage CM & DM EMI Filter Design Cheat Sheet

 $Zin \approx$ 

Cd

 $C1 \cong \frac{0}{5}$ 

#### **PSU Specification**

- Input voltage  $\rightarrow$  Vin = 12V
- Output power  $\rightarrow$  Pout = 6.75W
- Efficiency  $\rightarrow \eta = 85\%$
- PSU closed loop input impedance  $\rightarrow$  Zin = 18 $\Omega$
- Desired single stage filter output impedance  $\rightarrow$  Zo = Zin/10 < 2 $\Omega$
- Input current  $\rightarrow$  Iin = Vin/Zin = 660mA
- Switching frequency  $\rightarrow$  Fs = 200kHz
- Lowest frequency of interest  $\rightarrow$  Fh = 200kHz
- Harmonic number of Fh  $\rightarrow$  n = 1
- PSU Loop cross over frequency  $\rightarrow$  Fx = 2kHz
- Reflected Ripple Current<sup>\*\*</sup> @ Fh (no filtering, simulated)  $\rightarrow$  Irr RMS = 760mA
- Estimated Duty /  $\eta$  = 42%
- Reflected Ripple Current @ Fh (no filtering, calculated)  $\rightarrow$  Irr RMS=
- Source Inductance  $\rightarrow$  L source = 100uH (standard LISN)
- Filter Specification
  - Desired Irr after filtering  $\rightarrow$  Irr filtered RMS = 100dBuV (i.e. 2mA)
  - Gain of single stage filter @ Fh  $\rightarrow$  Gain 2<sup>nd</sup>order = 0.05
  - single stage filter cut-off of frequency  $\rightarrow$  Fc/o = 10.3kHz \_
  - Desired cut-off frequency of common mode filter  $\rightarrow$  Fc/o CM = 75kHz

\* L = L source + L1  $\rightarrow$  for worse case Zo calculations only

\*\* Reflected ripple current with no filtering is the same as Input Terminal Ripple Current





© Biricha Digital Power 2018

### DC/DC Single Stage CM & DM EMI Filter Design Example



### **EMI Filter Design Workshop**

**BIRICHA** DIGITAL

#### Day 1: Introduction to EMI Filter Design

- Filter design from ground up including LC & Pi filters with and without damping
- Power supply stability, Middlebrook's stability criteria and input filter interaction
- Becoming comfortable with using spectrum analysers, LISNs and network analysers
- Using Biricha's DC-DC EMI filter design software to speed up the design process
- Hands-on Labs, including:
  - LISN and Spectrum Analyser set-up for pre-compliance and EMC testing
  - Filter measurement with Bode100 network analyser
  - Step-by-step input and out filter design, implementation and testing

### Day 2: AC/DC Line Filter Design

- Single Phase CCM Boost PFC topology operation & filtering needs
- Correct component selection, common mode chokes, differential mode choke, capacitors
- Designing high order/2-stage EMI filters
- AC-DC Line filter design & Biricha's step-by-step Line filter design guide
- Hands-on Labs, including:
  - AC/DC Line filter design and measurement for PFCs
  - High order, 2 stage filter design and measurement
  - Correct filter component selection and routing



Aschheim (Near Munich) June 19<sup>th</sup> to 20<sup>th</sup> 2018

For full details, syllabus and registration, please visit

### www.biricha.com/emc



### DC/DC Single Stage CM & DM EMI Filter Design Example

- Cpi Design Calculations
  - Rule 1: Cpi < C1/5</li>
  - Max Cpi due to  $C1 = 20 \mu F / 5 = 4 \mu F$
  - Rule 2: Fpi should be ± 1 octave away from Fs
  - Actual L1 = 10uH
  - Source Impedance L\_source = 100uH
  - Fs to avoid resonance = 200kHz
  - So Cpi should be bigger than = 280nF
  - Or Cpi should be smaller than = 17nF
  - Rule 3: Z\_Cpi @ Fs < 5Ω</li>
  - Cpi >= 160nF
  - Min Cpi Capacitance= 280nF
  - Max Cpi Capacitance= 4uF
  - Actual Cpi Selected = 1uF
  - Fpi = 52.8kHz
- CM Choke Calculations
  - Calculated CM Choke Inductance L\_CM1 = 0.5mH
  - Selected L\_CM1 & Part Number =
  - Calculated CM filter capacitance 2 x ½ C\_CM1 = 9nF
  - Selected ½ C\_CM1 & Part No= 2 x 4.7nF

